The following publications are possibly variants of this publication:
- MulTCIM: Digital Computing-in-Memory-Based Multimodal Transformer Accelerator With Attention-Token-Bit Hybrid SparsityFengbin Tu, Zihan Wu 0006, Yiqi Wang 0005, Weiwei Wu, Leibo Liu, Yang Hu 0001, Shaojun Wei, Shouyi Yin. jssc, 59(1):90-101, January 2024. [doi]
- HAIMA: A Hybrid SRAM and DRAM Accelerator-in-Memory Architecture for TransformerYan Ding, Chubo Liu, Mingxing Duan, Wanli Chang 0001, Keqin Li 0001, Kenli Li 0001. dac 2023: 1-6 [doi]
- A GNN Computing-in-Memory Macro and Accelerator with Analog-Digital Hybrid Transformation and CAMenabled Search-reduceYipeng Wang 0017, Shanshan Xie, Jacob N. Rohan, Meizhi Wang, Mengtian Yang, Sirish Oruganti, Jaydeep P. Kulkarni. cicc 2023: 1-2 [doi]
- A 28-nm Computing-in-Memory-Based Super-Resolution Accelerator Incorporating Macro-Level Pipeline and Texture/Algebraic SparsityHao Wu, Yong Chen 0005, Yiyang Yuan, Jinshan Yue, Xiangqu Fu, Qirui Ren, Qing Luo, Pui-In Mak, Xinghua Wang, Feng Zhang 0014. tcasI, 71(2):689-702, February 2024. [doi]
- A Hybrid Computing Platform Digital Wideband Receiver Design and Performance MeasurementKiran George, Chien-In Henry Chen. tim, 60(12):3956-3958, 2011. [doi]
- Modular test RF instrumentation and measurement for a hybrid computing digital wideband receiverKiran George, Chien-In Henry Chen. i2mtc 2014: 352-356 [doi]