Efficient net extraction for restricted orientation designs [VLSI layout]

Mario A. Lopez, Ravi Janardan, Sartaj K. Sahni. Efficient net extraction for restricted orientation designs [VLSI layout]. IEEE Trans. on CAD of Integrated Circuits and Systems, 15(9):1151-1159, 1996. [doi]

Abstract

Abstract is missing.