A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation

Dinh Van Luan, Xuan Truong Nguyen, Hyuk-Jae Lee. A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation. TRETS, 12(2), 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.