Layout Techniques for Minimizing On-Chip Interconnect Self Inductance - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yehia Massoud, Steve S. Majors, Tareq Bustami, Jacob White. Layout Techniques for Minimizing On-Chip Interconnect Self Inductance. In DAC. pages 566-571, 1998. [doi]

This author has not been identified. Look up 'Yehia Massoud' in GoogleThis author has not been identified. Look up 'Steve S. Majors' in GoogleThis author has not been identified. Look up 'Tareq Bustami' in GoogleThis author has not been identified. Look up 'Jacob White' in Google

runs on WebDSL