Layout Techniques for Minimizing On-Chip Interconnect Self Inductance

Yehia Massoud, Steve S. Majors, Tareq Bustami, Jacob White. Layout Techniques for Minimizing On-Chip Interconnect Self Inductance. In DAC. pages 566-571, 1998. [doi]

Abstract

Abstract is missing.