Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization

Noel Menezes, Satyamurthy Pullela, Lawrence T. Pileggi. Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization. In DAC. pages 690-695, 1995. [doi]

No reviews for this publication, yet.