Logic Gates as Repeaters (LGR) for Area-Efficient Timing Optimization

Michael Moreinis, Arkadiy Morgenshtein, Israel A. Wagner, Avinoam Kolodny. Logic Gates as Repeaters (LGR) for Area-Efficient Timing Optimization. IEEE Trans. VLSI Syst., 14(11):1276-1281, 2006. [doi]

Abstract

Abstract is missing.