The following publications are possibly variants of this publication:
- A 28-nm FD-SOI 8T Dual-Port SRAM for Low-Energy Image Processor With Selective Sourceline Drive SchemeHaruki Mori, Tomoki Nakagawa, Yuki Kitahara, Yuta Kawamoto, Kenta Takagi, Shusuke Yoshimoto, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto. tcas, 66-I(4):1442-1453, 2019. [doi]
- A 298-fJ/writecycle 650-fJ/readcycle 8T three-port SRAM in 28-nm FD-SOI process technology for image processorHaruki Mori, Tomoki Nakagawa, Yuki Kitahara, Y. Kawamoto, K. Takagi, Shusuke Yoshimoto, Shintaro Izumi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto. cicc 2015: 1-4 [doi]
- A 28-nm 484-fJ/writecycle 650-fJ/readcycle 8T Three-Port FD-SOI SRAM for Image ProcessorHaruki Mori, Yohei Umeki, Shusuke Yoshimoto, Shintaro Izumi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto. ieicet, 99-C(8):901-908, 2016. [doi]
- 28-nm FD-SOI Dual-Port SRAM with MSB-Based Inversion Logic for Low-Power Deep LearningHaruki Mori, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto. icecsys 2018: 161-164 [doi]