A layout-based schematic method for very high-speed CMOS cell design

F. Mu, C. Svensson. A layout-based schematic method for very high-speed CMOS cell design. IEEE Trans. VLSI Syst., 7(1):144-148, 1999. [doi]

Authors

F. Mu

This author has not been identified. Look up 'F. Mu' in Google

C. Svensson

This author has not been identified. It may be one of the following persons: Look up 'C. Svensson' in Google