Tudor Murgan, O. Mitrea, Sujan Pandey, Petru Bogdan Bacinschi, Manfred Glesner. Simultaneous Placement and Buffer Planning for Reduction of Power Consumption in Interconnects and Repeaters. In IFIP VLSI-SoC 2006, IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Nice, France, 16-18 October 2006. pages 302-307, IEEE, 2006. [doi]
Abstract is missing.