Siva G. Narendra, Vivek De, Shekhar Borkar, Dimitri A. Antoniadis, Anantha P. Chandrakasan. Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS. J. Solid-State Circuits, 39(3):501-510, 2004. [doi]
No references recorded for this publication.
No citations of this publication recorded.