A novel memory cell for multiport RAM on 0.5 /spl mu/m CMOS Sea-of-Gates

Koji Nii, Hideshi Maeno, Tokuya Osawa, Shuhei Iwade, Shinpei Kayano, Hiroshi Shibata. A novel memory cell for multiport RAM on 0.5 /spl mu/m CMOS Sea-of-Gates. J. Solid-State Circuits, 30(3):316-320, March 1995. [doi]

Abstract

Abstract is missing.