A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers

Muhammad Nummer, Manoj Sachdev. A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers. J. Electronic Testing, 19(3):299-314, 2003. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.