Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Muhammad Nummer, Manoj Sachdev. A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers. J. Electronic Testing, 19(3):299-314, 2003. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: DFT for Testing igh-Performance Pipelined Circuits with Slow-Speed TestersMuhammad Nummer, Manoj Sachdev. date 2003: 10212-10217 [doi] Testing high-performance pipelined circuits with slow-speed testersMuhammad Nummer, Manoj Sachdev. todaes, 8(4):506-521, 2003. [doi] A DFT technique for high performance circuit testingMansour Shashaani, Manoj Sachdev. itc 1999: 276-285
The following publications are possibly variants of this publication: