Partitioning and Placement Technique for CMOS Gate Arrays

Gotaro Odawara, Takahisa Hiraide, Osamu Nishina. Partitioning and Placement Technique for CMOS Gate Arrays. IEEE Trans. on CAD of Integrated Circuits and Systems, 6(3):355-363, 1987. [doi]

Abstract

Abstract is missing.