Efficient Logic Verification and Test Validation for MOS LSI Circuits

Kaoru Okazaki, Toshihiko Yahara. Efficient Logic Verification and Test Validation for MOS LSI Circuits. In Proceedings International Test Conference 1981, Philadelphia, PA, USA, October 1981. pages 530-535, IEEE Computer Society, 1981.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.