Layout, Performance and Power Trade-Offs in Mesh-Based Network-on-Chip Architectures

Dinesh Pamunuwa, Johnny Öberg, Li-Rong Zheng, Mikael Millberg, Axel Jantsch. Layout, Performance and Power Trade-Offs in Mesh-Based Network-on-Chip Architectures. In Manfred Glesner, Ricardo Augusto da Luz Reis, Hans Eveking, Vincent John Mooney III, Leandro Soares Indrusiak, Peter Zipf, editors, IFIP VLSI-SoC 2003, IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Darmstadt, Germany, 1-3 December 2003. pages 362, Technische Universität Darmstadt, Insitute of Microelectronic Systems, 2003.

Abstract

Abstract is missing.