A 6.7-11.2 Gb/s, 2.25 pJ/bit, Single-Loop Referenceless CDR With Multi-Phase, Oversampling PFD in 65-nm CMOS

Kwanseo Park, Woo-Rham Bae, Jinhyung Lee, Jeongho Hwang, Deog Kyoon Jeong. A 6.7-11.2 Gb/s, 2.25 pJ/bit, Single-Loop Referenceless CDR With Multi-Phase, Oversampling PFD in 65-nm CMOS. J. Solid-State Circuits, 53(10):2982-2993, 2018. [doi]

Authors

Kwanseo Park

This author has not been identified. Look up 'Kwanseo Park' in Google

Woo-Rham Bae

This author has not been identified. Look up 'Woo-Rham Bae' in Google

Jinhyung Lee

This author has not been identified. Look up 'Jinhyung Lee' in Google

Jeongho Hwang

This author has not been identified. Look up 'Jeongho Hwang' in Google

Deog Kyoon Jeong

This author has not been identified. Look up 'Deog Kyoon Jeong' in Google