The following publications are possibly variants of this publication:
- A 6.5-12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOSChangzhi Yu, Euije Sa, Soowan Jin, Himchan Park, Jongshin Shin, Jinwook Burm. jssc, 55(10):2831-2841, 2020. [doi]
- A 5.4-Gb/s, 0.57-pJ/bit, Single-Loop Referenceless CDR With an Unlimited Bilateral Frequency Detection SchemeWoojung Kim, Woojin Hong, Jae-Joon Kim, Myunghee Lee. tvlsi, 31(6):851-860, June 2023. [doi]
- A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn controlKwanseo Park, Woo-Rham Bae, Deog Kyoon Jeong. cicc 2017: 1-4 [doi]
- Pseudo-Reference Counter-Based FLL for 6 Gb/s Reference-Less CDR in 65-nm CMOSSanggeun Lee, Ramesh Harjani, Taehyoun Oh. tcasII, 69(4):2096-2100, 2022. [doi]
- A 12 Gb/s 1.59 mW/Gb/s Input-Data-Jitter-Tolerant Injection-Type CDR With Super-Harmonic Injection-Locking in 65-nm CMOSChongsoo Jung, Dongil Lee, Yong Hun Kim, Daewoong Lee, Lee-Sup Kim. tcas, 66-II(12):1972-1976, 2019. [doi]