The following publications are possibly variants of this publication:
- A 60-Gb/s/pin single-ended PAM-4 transmitter with timing skew training and low power data encoding in mimicked 10nm class DRAM processJoohwan Kim, Junyoung Park, Jindo Byun, Changkyu Seol, Chang-Soo Yoon, Eunseok Shin, Hyunyoon Cho, Youngdo Um, Sucheol Lee, Hyungmin Jin, Kwangseob Shin, Hyunsub Norbert Rie, Minsu Jung, Jin-Hee Park, Go-Eun Cha, MinJae Lee, Youngmin Kim, Byeori Han, Yuseong Jeon, Jisun Lee, Hyejeong So, Sungduk Kim, Wansoo Park, Tae-young Kim, Youngdon Choi, Jung Hwan Choi, Hyungjong Ko, Sang Hyun Lee. cicc 2022: 1-2 [doi]
- A 24-Gb/s/pin Single-Ended PAM-4 Receiver With 1-Tap Decision Feedback Equalizer Using Inverter-Based Summer for Memory InterfacesHyunkyu Park, Yong-Un Jeong, Suhwan Kim. access, 10:91888-91896, 2022. [doi]
- A 28-Gb/s/pin PAM-4 Single-Ended Transmitter with High-Linearity and Impedance-Matched Driver and 3-Point ZQ Calibration for Memory InterfacesYong-Un Jeong, Hyunkyu Park, Changho Hyun, Suhwan Kim. vlsic 2020: 1-2 [doi]
- A 0.64-pJ/Bit 28-Gb/s/Pin High-Linearity Single-Ended PAM-4 Transmitter With an Impedance-Matched Driver and Three-Point ZQ Calibration for Memory InterfaceYong-Un Jeong, Hyunkyu Park, Changho Hyun, Joo-Hyung Chae, Shin-Hyun Jeong, Suhwan Kim. jssc, 56(4):1278-1287, 2021. [doi]