Abhishek Patyal, Hung-Ming Chen, Mark Po-Hung Lin, Guan-Qi Fang, Simon Yi-Hung Chen. Pole-Aware Analog Layout Synthesis Considering Monotonic Current Flows and Wire Crossings. IEEE Trans. on CAD of Integrated Circuits and Systems, 42(1):266-279, 2023. [doi]
Abstract is missing.