A 450ps Access-Time SRAM Macro in 45nm SOI Featuring a Two-Stage Sensing-Scheme and Dynamic Power Management - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Harold Pilo, Vaidyanathan Ramadurai, Geordie Braceras, John Gabric, Steve Lamphier, Yue Tan. A 450ps Access-Time SRAM Macro in 45nm SOI Featuring a Two-Stage Sensing-Scheme and Dynamic Power Management. In 2008 IEEE International Solid-State Circuits Conference, ISSCC 2008, Digest of Technical Papers, San Francisco, CA, USA, February 3-7, 2008. pages 378-379, IEEE, 2008. [doi]

This author has not been identified. Look up 'Harold Pilo' in GoogleThis author has not been identified. Look up 'Vaidyanathan Ramadurai' in GoogleThis author has not been identified. Look up 'Geordie Braceras' in GoogleThis author has not been identified. Look up 'John Gabric' in GoogleThis author has not been identified. Look up 'Steve Lamphier' in GoogleThis author has not been identified. Look up 'Yue Tan' in Google

runs on WebDSL