Test Sequences for Faults in the Scan Logic

Irith Pomeranz. Test Sequences for Faults in the Scan Logic. IEEE Trans. VLSI Syst., 30(10):1568-1572, 2022. [doi]

Abstract

Abstract is missing.