The following publications are possibly variants of this publication:
- Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCMKeni Qiu, Qing'an Li, Chun Jason Xue. dac 2014: 1-6 [doi]
- Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded SystemsKeni Qiu, Qing'an Li, Jingtong Hu, Weigong Zhang, Chun Jason Xue. TC, 65(7):2313-2324, 2016. [doi]
- Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refreshJianhua Li, Liang Shi, Qing'an Li, Chun Jason Xue, Yiran Chen, Yinlong Xu, Wei Wang. todaes, 19(1):5, 2013. [doi]
- Compiler-assisted refresh minimization for volatile STT-RAM cacheQing'an Li, Jianhua Li, Liang Shi, Chun Jason Xue, Yiran Chen, Yanxiang He. aspdac 2013: 273-278 [doi]
- Cache coherence enabled adaptive refresh for volatile STT-RAMJianhua Li, Liang Shi, Qing'an Li, Chun Jason Xue, Yiran Chen, Yinlong Xu. date 2013: 1247-1250 [doi]