The following publications are possibly variants of this publication:
- Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded SystemsKeni Qiu, Mengying Zhao, Qing'an Li, Chenchen Fu, Chun Jason Xue. tcad, 33(3):329-342, 2014. [doi]
- MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systemsQing'an Li, Jianhua Li, Liang Shi, Chun Jason Xue, Yanxiang He. islped 2012: 351-356 [doi]
- BRLoop: Constructing balanced retimed loop to architect STT-RAM-based hybrid cache for VLIW processorsKeni Qiu, Yujie Zhu, Yuanchao Xu, Qirun Huo, Chun Jason Xue. mj, 83:137-146, 2019. [doi]
- Balanced loop retiming to effectively architect STT-RAM-based hybrid cache for VLIW processorsKeni Qiu, Weigong Zhang, Xiaoqiang Wu, Xiaoyan Zhu, Jing Wang, Yuanchao Xu, Chun Jason Xue. SAC 2016: 1710-1716 [doi]
- Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cacheQing'an Li, Mengying Zhao, Chun Jason Xue, Yanxiang He. lctrts 2012: 109-118 [doi]
- Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded SystemsQing'an Li, Jianhua Li, Liang Shi, Mengying Zhao, Chun Jason Xue, Yanxiang He. tvlsi, 22(8):1829-1840, 2014. [doi]