Checking and deriving module paths in Verilog cell library descriptions - researchr publication

researchr

You are not signed in
Sign in
Sign up

Matthias Raffelsieper, Mohammad Reza Mousavi, Chris W. H. Strolenberg. Checking and deriving module paths in Verilog cell library descriptions. In Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010. pages 1506-1511, IEEE, 2010. [doi]

Abstract is missing.

runs on WebDSL