90 nm 32 times 32 bit Tunneling SRAM Memory Array With 0.5 ns Write Access Time, 1 ns Read Access Time and 0.5 V Operation - researchr publication

researchr

You are not signed in
Sign in
Sign up

Anisha Ramesh, Si-Young Park, Paul R. Berger. 90 nm 32 times 32 bit Tunneling SRAM Memory Array With 0.5 ns Write Access Time, 1 ns Read Access Time and 0.5 V Operation. IEEE Trans. on Circuits and Systems, 58-I(10):2432-2445, 2011. [doi]

Abstract is missing.

runs on WebDSL