Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Anisha Ramesh, Si-Young Park, Paul R. Berger. 90 nm 32 times 32 bit Tunneling SRAM Memory Array With 0.5 ns Write Access Time, 1 ns Read Access Time and 0.5 V Operation. IEEE Trans. on Circuits and Systems, 58-I(10):2432-2445, 2011. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOSIk Joon Chang, Jae-Joon Kim, Sang Phill Park, Kaushik Roy 0001. jssc, 44(2):650-658, 2009. [doi] Differential Read/Write 7T SRAM With Bit-Interleaved Structure for Near-Threshold OperationJi Sang Oh, Juhyun Park, Keonhee Cho, Tae-Woo Oh, Seong-Ook Jung. access, 9:64105-64115, 2021. [doi]
The following publications are possibly variants of this publication: