Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Mukesh Ranjan, Wim Verhaegen, Anuradha Agarwal, Hemanth Sampath, Ranga Vemuri, Georges G. E. Gielen. Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models. In 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), 16-20 February 2004, Paris, France. pages 604-609, IEEE Computer Society, 2004. [doi]

This author has not been identified. Look up 'Mukesh Ranjan' in GoogleThis author has not been identified. Look up 'Wim Verhaegen' in GoogleThis author has not been identified. Look up 'Anuradha Agarwal' in GoogleThis author has not been identified. Look up 'Hemanth Sampath' in GoogleThis author has not been identified. Look up 'Ranga Vemuri' in GoogleThis author has not been identified. Look up 'Georges G. E. Gielen' in Google

runs on WebDSL