An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC)

B. Naresh Kumar Reddy, Sireesha. An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC). In S. Rajaram, N. B. Balamurugan, D. Gracia Nirmala Rani, Virendra Singh, editors, VLSI Design and Test - 22nd International Symposium, VDAT 2018, Madurai, India, June 28-30, 2018, Revised Selected Papers. Volume 892 of Communications in Computer and Information Science, pages 631-640, Springer, 2018. [doi]

Abstract

Abstract is missing.