Probabilistic Error Modeling for Nano-Domain Logic Circuits

Thara Rejimon, Karthikeyan Lingasubramanian, Sanjukta Bhanja. Probabilistic Error Modeling for Nano-Domain Logic Circuits. IEEE Trans. VLSI Syst., 17(1):55-65, 2009. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: