Sequential circuit testability enhancement using a nonscan approach

Elizabeth M. Rudnick, Vivek Chickermane, Prithviraj Banerjee, Janak H. Patel. Sequential circuit testability enhancement using a nonscan approach. IEEE Trans. VLSI Syst., 3(2):333-338, 1995. [doi]

Abstract

Abstract is missing.