High-speed architectures for Reed-Solomon decoders

Dilip V. Sarwate, Naresh R. Shanbhag. High-speed architectures for Reed-Solomon decoders. IEEE Trans. VLSI Syst., 9(5):641-655, 2001. [doi]

Abstract

Abstract is missing.