4-Gb/s track and hold circuit using parasitic capacitance canceller [flash ADC application] - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Takahide Sato, Shigetaka Takagi, Nobuo Fujii, Yasuyuki Hashimoto, Kohji Sakata, Hirovuki Okada. 4-Gb/s track and hold circuit using parasitic capacitance canceller [flash ADC application]. In Michiel Steyaert, C. L. Claeys, editors, 33rd European Solid-State Circuits Conference, ESSCIRC 2004, Leuven, Belgium, September 21-23, 2004. pages 347-350, IEEE, 2004. [doi]

This author has not been identified. Look up 'Takahide Sato' in GoogleThis author has not been identified. Look up 'Shigetaka Takagi' in GoogleThis author has not been identified. Look up 'Nobuo Fujii' in GoogleThis author has not been identified. Look up 'Yasuyuki Hashimoto' in GoogleThis author has not been identified. Look up 'Kohji Sakata' in GoogleThis author has not been identified. Look up 'Hirovuki Okada' in Google

runs on WebDSL