Design planning for high-performance ASICs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

John Y. Sayah, Rajesh Gupta, Deepak D. Sherlekar, Philip S. Honsinger, Jitendra M. Apte, S. Wayne Bollinger, Hai Hsia Chen, Sumit Dasgupta, Edward P. Hsieh, Andrew D. Huber, Edward J. Hughes, Zahi M. Kurzum, Vasant B. Rao, Thepthai Tabtieng, Vigen Valijan, David Y. Yang. Design planning for high-performance ASICs. IBM Journal of Research and Development, 40(4):431-452, 1996. [doi]

This author has not been identified. Look up 'John Y. Sayah' in GoogleThis author has not been identified. Look up 'Rajesh Gupta' in GoogleThis author has not been identified. Look up 'Deepak D. Sherlekar' in GoogleThis author has not been identified. Look up 'Philip S. Honsinger' in GoogleThis author has not been identified. Look up 'Jitendra M. Apte' in GoogleThis author has not been identified. Look up 'S. Wayne Bollinger' in GoogleThis author has not been identified. Look up 'Hai Hsia Chen' in GoogleThis author has not been identified. Look up 'Sumit Dasgupta' in GoogleThis author has not been identified. Look up 'Edward P. Hsieh' in GoogleThis author has not been identified. Look up 'Andrew D. Huber' in GoogleThis author has not been identified. Look up 'Edward J. Hughes' in GoogleThis author has not been identified. Look up 'Zahi M. Kurzum' in GoogleThis author has not been identified. Look up 'Vasant B. Rao' in GoogleThis author has not been identified. Look up 'Thepthai Tabtieng' in GoogleThis author has not been identified. Look up 'Vigen Valijan' in GoogleThis author has not been identified. Look up 'David Y. Yang' in Google

runs on WebDSL