Design planning for high-performance ASICs

John Y. Sayah, Rajesh Gupta, Deepak D. Sherlekar, Philip S. Honsinger, Jitendra M. Apte, S. Wayne Bollinger, Hai Hsia Chen, Sumit Dasgupta, Edward P. Hsieh, Andrew D. Huber, Edward J. Hughes, Zahi M. Kurzum, Vasant B. Rao, Thepthai Tabtieng, Vigen Valijan, David Y. Yang. Design planning for high-performance ASICs. IBM Journal of Research and Development, 40(4):431-452, 1996. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: