Josef Schneider, Jorgen Peddersen, Sri Parameswaran. A scorchingly fast FPGA-based Precise L1 LRU cache simulator. In 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014, Singapore, January 20-23, 2014. pages 412-417, IEEE, 2014. [doi]
Abstract is missing.