A 1-V high-speed MTCMOS circuit scheme for power-down application circuits

Satoshi Shigematsu, Shin'ichiro Mutoh, Yasuyuki Matsuya, Yasuyuki Tanabe, Junzo Yamada. A 1-V high-speed MTCMOS circuit scheme for power-down application circuits. J. Solid-State Circuits, 32(6):861-869, 1997. [doi]

Authors

Satoshi Shigematsu

This author has not been identified. Look up 'Satoshi Shigematsu' in Google

Shin'ichiro Mutoh

This author has not been identified. Look up 'Shin'ichiro Mutoh' in Google

Yasuyuki Matsuya

This author has not been identified. Look up 'Yasuyuki Matsuya' in Google

Yasuyuki Tanabe

This author has not been identified. Look up 'Yasuyuki Tanabe' in Google

Junzo Yamada

This author has not been identified. Look up 'Junzo Yamada' in Google