Optimum transistor sizing of CMOS logic circuits using logical effort theory and evolutionary algorithms - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Kunwar Singh, Aman Jain, Aviral Mittal, Vinay Yadav, Atul Anshuman Singh, Anmoll Kumar Jain, Maneesha Gupta. Optimum transistor sizing of CMOS logic circuits using logical effort theory and evolutionary algorithms. Integration, 60:25-38, 2018. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL