Gate-size optimization under timing constraints for coupling-noise reduction

Debjit Sinha, Hai Zhou. Gate-size optimization under timing constraints for coupling-noise reduction. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(6):1064-1074, 2006. [doi]

Abstract

Abstract is missing.