Efficient Design of ADC BIST with an Analog Ramp Signal Generation and Digital Error Estimation

Senthil Sivakumar, S. P. Joy Vasantha Rani. Efficient Design of ADC BIST with an Analog Ramp Signal Generation and Digital Error Estimation. Journal of Circuits, Systems, and Computers, 28(3):1950042, 2019. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: