Efficient architectures for modulo 2n-1 squares

Anastasia Spyrou, Dimitris Bakalis, Haridimos T. Vergos. Efficient architectures for modulo 2n-1 squares. In 16th International Conference on Digital Signal Processing, DSP 2009, Santorini, Greece, July 5-7, 2009. pages 1-6, IEEE, 2009. [doi]

Authors

Anastasia Spyrou

This author has not been identified. Look up 'Anastasia Spyrou' in Google

Dimitris Bakalis

This author has not been identified. Look up 'Dimitris Bakalis' in Google

Haridimos T. Vergos

This author has not been identified. Look up 'Haridimos T. Vergos' in Google