The following publications are possibly variants of this publication:
- An 8-GHz Octa-Phase Clock Corrector with Phase and Duty-Cycle Correction in 40-nm CMOSJung-Woo Sull, Minkyo Shim, Jung Hun Park, SangHee Lee, Deog Kyoon Jeong. mwscas 2023: 1005-1009 [doi]
- A 0.4-V, 0.138-fJ/Cycle Single-Phase-Clocking Redundant-Transition-Free 24T Flip-Flop With Change-Sensing Scheme in 40-nm CMOSVan Loi Le, Juhui Li, Alan Chang, Tony Tae-Hyoung Kim. jssc, 53(10):2806-2817, 2018. [doi]
- A Second Order Mixed-Mode Charge Pump Scheme for Low Phase/Duty Error and Low Power ConsumptionKyu-hyoun Kim, In-Young Chung. ieicet, 90-C(1):208-211, 2007. [doi]
- 2 100b error-correcting BCH decoder in 0.13µm CMOS processYoungjoo Lee, Hoyoung Yoo, In-Cheol Park. aspdac 2013: 85-86 [doi]