Hongbin Sun, Chuanyin Liu, Nanning Zheng, Tai Min, Tong Zhang. Design techniques to improve the device write margin for MRAM-based cache memory. In David Atienza, Yuan Xie, José L. Ayala, Ken S. Stevens, editors, Proceedings of the 21st ACM Great Lakes Symposium on VLSI 2010, Lausanne, Switzerland, May 2-6, 2011. pages 97-102, ACM, 2011. [doi]
Abstract is missing.