An Adaptive Timing-Driven Layout for High Speed VLSI

Suphachai Sutanthavibul, Eugene Shragowitz. An Adaptive Timing-Driven Layout for High Speed VLSI. In DAC. pages 90-95, 1990. [doi]

Abstract

Abstract is missing.