VLSI Implementation of a 4 x 4-bit Multiplier in a Two Phase Drive Adiabatic Dynamic CMOS Logic

Yasuhiro Takahashi, Toshikazu Sekine, Michio Yokoyama. VLSI Implementation of a 4 x 4-bit Multiplier in a Two Phase Drive Adiabatic Dynamic CMOS Logic. IEICE Transactions, 90-C(10):2002-2006, 2007. [doi]

Abstract

Abstract is missing.