A cell transistor scalable DRAM array architecture

Daisaburo Takashima, Hiroaki Nakano. A cell transistor scalable DRAM array architecture. J. Solid-State Circuits, 37(5):587-591, 2002. [doi]

Authors

Daisaburo Takashima

This author has not been identified. Look up 'Daisaburo Takashima' in Google

Hiroaki Nakano

This author has not been identified. Look up 'Hiroaki Nakano' in Google