A cell transistor scalable DRAM array architecture

Daisaburo Takashima, Hiroaki Nakano. A cell transistor scalable DRAM array architecture. J. Solid-State Circuits, 37(5):587-591, 2002. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.