A redundant multivalued logic for a 10-Gb/s CMOS demultiplexer IC

Akira Tanabe, Yasushi Nakahara, Akio Furukawa, Tohru Mogami. A redundant multivalued logic for a 10-Gb/s CMOS demultiplexer IC. J. Solid-State Circuits, 38(1):107-113, 2003. [doi]

Authors

Akira Tanabe

This author has not been identified. Look up 'Akira Tanabe' in Google

Yasushi Nakahara

This author has not been identified. Look up 'Yasushi Nakahara' in Google

Akio Furukawa

This author has not been identified. Look up 'Akio Furukawa' in Google

Tohru Mogami

This author has not been identified. Look up 'Tohru Mogami' in Google