A redundant multivalued logic for a 10-Gb/s CMOS demultiplexer IC

Akira Tanabe, Yasushi Nakahara, Akio Furukawa, Tohru Mogami. A redundant multivalued logic for a 10-Gb/s CMOS demultiplexer IC. J. Solid-State Circuits, 38(1):107-113, 2003. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.